|
|
24.
|
|
|
shift amount expected to be 0 or 12
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
aarch64-opc.c:1545
|
|
|
25.
|
|
|
shift amount should be a multiple of 16
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
aarch64-opc.c:1568
|
|
|
30.
|
|
|
shift amount expected to be 0 or 16
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
aarch64-opc.c:1784
|
|
|
41.
|
|
|
unable to fit different valued constants into instruction
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:386
|
|
|
42.
|
|
|
auxiliary register not allowed here
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:395
|
|
|
43.
|
|
|
attempt to set readonly register
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:401 arc-opc.c:418
|
|
|
44.
|
|
|
attempt to read writeonly register
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:406 arc-opc.c:423
|
|
|
45.
|
|
|
invalid register number `%d'
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:428
|
|
|
46.
|
|
|
too many long constants
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:594 arc-opc.c:645 arc-opc.c:673
|
|
|
47.
|
|
|
too many shimms in load
|
|
|
|
|
(no translation yet)
|
|
|
|
Located in
arc-opc.c:668
|
